

10676208
10/29/03

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 June 2002 (06.06.2002)


PCT

(10) International Publication Number
WO 02/45155 A2

- (51) International Patent Classification⁷: **H01L 21/768**, 21/288 (US). **THOMAS, Christopher, D.** [US/US]; 8095 SW 191st Avenue, Aloha, OR 97007 (US).
- (21) International Application Number: PCT/US01/43861 (74) Agent: **MALLIE, Michael, J.**; Blakely Sokoloff Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).
- (22) International Filing Date: 6 November 2001 (06.11.2001) (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 09/728,683 29 November 2000 (29.11.2000) US (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant (*for all designated States except US*): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventors; and (75) Inventors/Applicants (*for US only*): **MCGREGOR, Paul, J.** [US/US]; 3084 SE Willow Drive, Hillsboro, OR 97124 (US). **DATTA, Madhav** [US/US]; 5036 NW Millstone Way, Portland, OR 90027 (US). **DUBIN, Valery** [US/US]; 5388 NW Lianna Way, Portland, OR 97229
- Published: — *without international search report and to be republished upon receipt of that report*

[Continued on next page]

(54) Title: ELECTROLESS METHOD OF SEED LAYER DEPOSITION, REPAIR, AND FABRICATION OF Cu INTERCONNECTS



(57) Abstract: Electroless deposition of Cu provides for repair of copper seed layers formed by vacuum deposition processes, for formation of copper seed layers on catalytic materials, and for bulk fill of damascene trenches and via openings. Electroless plating baths for such depositions are formulated for both room temperature and elevated temperature operation, and each include a copper source, an environmentally friendly reducing agent, a pH buffer, a complexing agent, and a surfactant.

WO 02/45155 A2



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

ELECTROLESS METHOD OF SEED LAYER DEPOSITION, REPAIR, AND FABRICATION OF Cu INTERCONNECTS

5 Background of the Invention

Field of the Invention

The present invention relates generally to the field of metal plating, and more specifically, to electroless plating of copper onto wafers to fill damascene structures in the manufacture of integrated circuits.

Background

Advances in semiconductor manufacturing technology have led to the development of integrated circuits having multiple levels of interconnect. In such an integrated circuit, patterned conductive material on one interconnect level is electrically insulated from patterned conductive material on another interconnect level by films of material such as, for example, silicon dioxide. These conductive materials are typically a metal or metal alloy. Connections between the conductive material at the various interconnect levels are made by forming openings in the insulating layers and providing an electrically conductive structure such that the patterned conductive material from different interconnect levels are brought into electrical contact with each other. These electrically conductive structures are often referred to as contacts or vias.

Other advances in semiconductor manufacturing technology, such as the ability to repeatably pattern very small features, have led to the integration of millions of transistors, each capable of switching at high speed. A consequence of incorporating so many fast switching transistors into an integrated circuit is an increase in power consumption during operation. One technique for increasing speed while reducing power consumption is to replace the traditional aluminum and aluminum alloy interconnects found on integrated circuits with a metal such as copper, which offers lower electrical resistance. Those skilled in the electrical arts will appreciate that by reducing resistance, electrical signals may propagate more quickly through the interconnect pathways on an integrated circuit. Furthermore, because the resistance of copper is significantly less than that of aluminum, the cross-sectional area of a copper interconnect line, as compared to an aluminum

interconnect line, may be made smaller without incurring increased signal propagation delays based on the resistance of the interconnect. Additionally, because the capacitance between two electrical nodes is a function of the overlap area between those nodes, using a smaller copper interconnect line results in a decrease in parasitic capacitance. In this way, replacing aluminum-based interconnects with copper-based interconnects provides, depending on the dimensions chosen, reduced resistance, reduced capacitance, or both.

As noted above, copper has electrical advantages, such as lower resistance per cross-sectional area, the ability to provide for reduced parasitic capacitance, and greater immunity to electromigration. For all these reasons, manufacturers of integrated circuits find it desirable to include copper in their products.

While advantageous electrically, copper is difficult to integrate into the process of making integrated circuits. As is known in this field, copper can adversely affect the performance of metal oxide semiconductor (MOS) field effect transistors (FETs) if the copper is allowed to migrate, or diffuse, into the transistor areas of an integrated circuit. Therefore copper diffusion barriers are used to isolate copper metal from those transistor areas. Additionally, unlike aluminum-based metal interconnect systems which are formed by subtractive etch processes, copper interconnects are typically formed by damascene metal processes. Such processes are also sometimes referred to as inlaid metal processes. In a damascene process, trenches are formed in a first layer, and a metal layer is formed over the first layer including the trenches. Excess metal is then polished off leaving individual interconnect lines in the trenches.

Accordingly, there is a need for metal plating methods, materials, and apparatus that can form, on wafers, very narrow conductive interconnects made from such materials as copper and copper alloys.

Brief Description of the Drawings

Fig. 1 is a schematic cross-sectional view of a copper damascene structure. This structure represents a post-plating, pre-polishing state of fabrication in which a bulk electrolytic deposition has been performed over a layer deposited by an electroless process.

Fig. 2 is a schematic cross-sectional view of a copper damascene structure. This structure represents a post-plating, pre-polishing state of fabrication in which an electroless Cu deposition process has been used to repair a seed layer as well as to perform the bulk fill.

5 Fig. 3 is a flow diagram of a method in accordance with the present invention.

Fig. 4 is a flow diagram of an alternative method in accordance with the present invention.

Fig. 5 is a flow diagram of a further alternative method in accordance with the present invention.

10

Detailed Description

Methods of electroless copper plating are described. In the following description numerous specific details are set forth to provide an understanding of the present invention. It will be apparent, however, to those skilled in the art and having the benefit of this disclosure, that the present invention may be practiced with apparatus and processes that vary from those specified herein.

Reference herein to "one embodiment", "an embodiment", or similar formulations, means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of such phrases or formulations herein are not necessarily all referring to the same embodiment. Furthermore, various particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.

20

Terminology

25 The terms, chip, integrated circuit, monolithic device, semiconductor device or component, microelectronic device or component, and similar terms and expressions, are often used interchangeably in this field. The present invention is applicable to all the above as they are generally understood in the field.

The terms metal line, trace, wire, conductor, signal path and signaling medium are all related. The related terms listed above, are generally interchangeable, and appear in

30

order from specific to general. In this field, metal lines are sometimes referred to as traces, wires, lines, interconnects or simply metal.

The terms contact and via, both refer to structures for electrical connection of conductors from different interconnect levels. These terms are sometimes used in the art to describe both an opening in an insulator in which the structure will be completed, and the completed structure itself. For purposes of this disclosure, contact and via refer to the completed structure.

The unit grams/liter is abbreviated as g/l.

The term vertical, as used herein, means substantially perpendicular to the surface of a substrate.

As mentioned above, in a damascene process, trenches are formed in a first dielectric layer, a metal layer is formed over the first dielectric layer including the trenches, and excess metal is then polished off leaving individual interconnect lines in the trenches. Damascene metallization processes are referred to as single damascene if only trenches are formed, and dual damascene if trenches and via openings are formed. More particularly, in conventional dual damascene processes, a barrier layer is formed over the surfaces of the dielectric layer, the trenches, and via openings. This barrier layer is formed from one or more materials that are selected for their ability to prevent, or substantially eliminate, the diffusion of copper from an interconnect line into the surrounding dielectric material. A copper seed layer is then formed over the barrier layer, and conventional electroplating of copper is then performed.

Conventional methods of forming Cu seed layers include deposition by a self-ionized plasma (SIP), which is unable to provide a conformal and continuous thin layer on small trenches and vias. By contrast, an electroless method of forming Cu seed layers in accordance with the present invention can be used for deposition of a continuous and conformal thin Cu seed layer which is essential to obtaining void-free electroplated Cu interconnects. In one embodiment of the invention, a Co layer, which is used as a catalytic surface, also acts as a shunt layer providing improved electromigration properties for Cu interconnects.

An electroless process in accordance with the invention can be used for repairing SIP deposited Cu seed layers, and can also be used for fabrication of Cu interconnects.

Fig. 1 is a schematic cross-sectional view of a copper damascene structure 100 formed on a partially processed wafer. Damascene structure 100 represents a post-plating, pre-polishing state of fabrication in which a bulk electrolytic deposition has been performed over a layer deposited by an electroless process. Electrolytic deposition, or electroplating, involved forcing a current between a cathode and an anode. Forcing such a current typically involves applying a voltage to a wafer (the wafer being one electrode in the plating bath) such that there copper may be reduced by gaining electrons from the wafer. More particularly, an ILD 102 is patterned to form a trench therein. As shown in Fig. 1, the vertical sidewall surfaces and bottom surface of the trench, and the top surface of ILD 102 are covered with a barrier layer 104. Barrier layer 104 is formed of a material which substantially or completely prevents the diffusion of copper atoms from a subsequently formed copper or copper-alloy layer. A seed layer 105 is formed over barrier layer 104. Copper and cobalt are examples of metals that may be used to form seed layer 105. An electroless deposition of copper is then performed. A layer 106 of electroless Cu is formed over seed layer 105. Such an operation is beneficial for the morphology of seed layer 105. Deposition of layer 106 is referred to as repairing the seed layer. As further indicated in Fig. 1, a bulk fill copper deposition is performed to complete the trench filling operation. Bulk fill copper 108 covers electroless copper layer 106 both in the trench and over the top surface of ILD 102. In this example, bulk fill copper is formed by an electrolytic deposition.

Fig. 2 is a schematic cross-sectional view of a copper damascene structure 200 formed on a partially processed wafer. Damascene structure 200 represents a post-plating, pre-polishing state of fabrication in which an electroless Cu deposition process has been used to repair a seed layer as well as to perform a bulk fill. More particularly, an ILD 102 is patterned to form a trench therein. As shown in Fig. 2, the vertical sidewall surfaces and bottom surface of the trench, and the top surface of ILD 102 are covered with a barrier layer 104. Barrier layer 104 is formed of a material which substantially or completely prevents the diffusion of copper atoms from a subsequently formed copper or copper-alloy layer. A seed layer 105 is formed over barrier layer 104. Copper and cobalt are examples

of metals that may be used to form seed layer 105. An electroless deposition of copper is then performed. As further indicated in Fig. 2, a bulk fill copper deposition is performed to complete the trench filling operation. Bulk fill copper 210 covers seed layer 105 both in the trench and over the top surface of ILD 102. In this example, bulk fill copper is formed by an electroless deposition. In fact, the bulk fill operation may be a continuation of the electroless deposition which is used to repair the seed layer.

Illustrative Methods

Embodiments of the present invention include electroless deposition of a thin Cu seed layer on barrier layer to facilitate the electroplating of Cu interconnects. Such a seed layer is typically about 100 angstroms in thickness. The barrier layer may be formed from materials, including but not limited to Ta, TaN, TaSiN, W, WN, WSiN, Ti, TiN, TiSiN and combinations of these materials.

Electroless metal plating is an autocatalytic (non-electrolytic) method of deposition from solution. The electrons required for the metal reduction are supplied by the simultaneous oxidation of a reducing agent on the catalytic surface and reduction of metal ions. Plating is initiated on a catalyzed surface and is sustained by the catalytic nature of the plated metal surface itself. Different components of an electroless process in accordance with the present invention include the catalyzation of electroless Cu deposition and the electroless bath components.

With respect to the catalyzation of an electroless Cu deposition, this reaction takes place on a layer which has the catalytic properties to invoke the initial oxidation reaction of the reducing agent. Cu, Pd, Pt, Ru, Rh, Au, Ag, Co, and Ni are catalytic surfaces for oxidation of a reducing agent. In the illustrative embodiments described herein, Co is used as the catalytic layer. Co can be deposited on the barrier layer by wet or dry methods. Examples of dry deposition methods include CVD, PVD and ALD (atomic layer deposition). Examples of wet deposition methods include Co contact displacement deposition in a solution containing Co ions and acid (such as, but not limited to, HF, HCl, and HNO₃) or bases (such as, but not limited to, KOH, and tetramethylammonium hydroxide (TMAH)) to dissolve oxide on the barrier layer, complexing agents (such as, but not limited to, citric acid, and acetic acid) and reducing agents (such as, but not limited to, hypophosphite, dimethylamine

borane (DMAB), and hydrazine). Co is relatively easy to work with, and can also act to improve the electromigration characteristics of the copper interconnect. Such a Co layer is typically less than about 500 angstroms in thickness. In the illustrative embodiments described herein, the Co layer is nominally 100 angstroms thick.

5 With respect to the electroless bath components, a source of Cu, a reducing agent, a pH buffer, a complexing agent, and a surfactant are used. A simple Cu salt (1-10 g/l) such as copper sulfate, copper chloride or copper nitrate may be used as the source of copper. Formaldehyde, hypophosphite, and glyoxylic acid can be used as reducing agents (2-15 g/l) for an electroless deposition of Cu in accordance with
10 the present invention. Virtually all commercial electroless copper baths utilize formaldehyde as the reducing agent. However, due to environmental, health and safety (EHS) reasons, use of baths containing formaldehyde is not expected to be permissible in semiconductor manufacturing facilities in the future. Therefore, glyoxylic acid is the presently preferred ingredient for use as a reducing agent in
15 connection with embodiments of the present invention.

Electroless Cu baths using above reducing agents described above employ a relatively high pH, usually between 9 and 13, and adjusted generally by potassium hydroxide (KOH) or sodium hydroxide (NaOH). However, in advanced interconnect applications, the use of an alkaline metal-free pH adjuster such as, ammonium
20 hydroxide or tetramethylammonium hydroxide (TMAH) is preferred.

Since copper salts are insoluble in alkaline pH, a complexing or chelating agent is necessary. Ethylenediamine tetra-acetic acid (EDTA), tartrate salt (e.g., Rochelle salt, ammonium tartrate) and alkanol amines such as quadrol (N,N,N',N' tetrakis(2-hydroxypropyl)ethylenediamine) or related compounds are usually
25 employed in the range 10-75 g/l. Tartrates have the advantage that they are particularly suitable for low deposition rates, near room temperature applications, and are easily waste-treatable.

A surfactant such as polyethylene glycol (5-100 ppm) may be used as a wetting agent. In addition to polyethylene glycol, surfactants such as, but not limited
30 to, polypropylene glycol, Triton X-100 (t-octylphenoxypolyethoxyethanol) available from

Sigma-Aldrich of St. Louis, Missouri, and Rhodafac RE 610 available from Rhone-Poulenc of France, can be used.

5 A particular example of a high temperature bath (referred to herein as Bath A) in accordance with the present invention includes 3 g/l $\text{CuSO}_4 \cdot 5\text{H}_2\text{O}$, 6 g/l glyoxylic acid, 20 g/l ammonium tartrate, an amount of KOH or TMAH needed to adjust the pH of Bath A to 12.3, and 10 ppm polyethylene glycol (PEG). The bath is operated at 70°C in this example, however a high temperature bath such as the one described here may be operated within a range of temperatures between 40°C and 90°C.

10 A particular example of an ambient temperature bath (referred to herein as Bath B) in accordance with the present invention includes 3 g/l $\text{CuSO}_4 \cdot 5\text{H}_2\text{O}$, 6 g/l glyoxylic acid, 20 g/l Rochelle salt, an amount of TMAH to adjust the pH of Bath B to 12.3, and 100 ppm PEG. Evaporation of TMAH at room temperature is significantly less than at the elevated temperature of Bath A, therefore Bath B is more stable over a longer period than Bath A.

15 It will be recognized by those of ordinary skill in this field that the ingredients which are combined to form a plating bath may, when combined, form various mixture and reaction products, may ionize or dissociate, or may form complexes.

For a given bath, the grain size and surface roughness increases with increasing deposition time (which can be viewed alternatively in terms of thickness);
20 however for thickness of the order of 100 angstroms, a smooth surface is obtained. Conformality of electroless Cu deposition has been demonstrated by the inventors on narrow trenches (e.g., 0.1 μm openings in a dielectric layer).

An electroless Cu bath can be employed in the fabrication of Cu interconnect in several different ways, including for example, the formation of a seed layer/shunt
25 layer, seed layer repair, and bulk Cu deposition for interconnect lines. In a first use, a Cu seed layer can be deposited on a thin catalytic Co layer which itself can be deposited by electroless or vacuum methods. A conformal and continuous deposition of the Cu seed layer enables subsequent electroplating of void-free Cu interconnects. The underlying Co layer acts as an electrical shunt layer for the completed
30 interconnect line, thereby improving the electromigration properties to the Cu interconnect. A second use is to repair defects in the Cu seed layers by the

electroless deposition of a thin layer of Cu. Such defects occur in seed layers that have been deposited by vacuum processes. In this case there is no need for an additional catalytic surface (e.g., a Co catalytic layer). A third use is forming the bulk of the Cu interconnect lines by filling trenches and vias through a prolonged electroless deposition of Cu. Compared to an electrolytic process in which the non-uniformity of current distribution on the wafer leads to non-uniform Cu deposition, an electroless process provides better uniformity of deposition. The Co layer described above allows fabrication of Cu interconnects with improved electromigration properties.

10

Conclusion

Embodiments of the present invention provide electroless deposition of Cu seed layers useful for the formation, by damascene processing, of electrically conductive interconnect lines on integrated circuits. These interconnect lines are typically formed from copper and copper alloys.

15

An advantage of some embodiments of the present invention is that an electroless Cu plating bath can be made with environmentally friendly ingredients. In particular, formaldehyde is not a required ingredient of electroless Cu plating baths in accordance with the present invention.

20

A further advantage of some embodiments of the present invention is that the Co/Cu seed layer provides improvement in electromigration properties of the copper interconnect.

A still further advantage of some embodiments of the present invention is that better uniformity of the thickness of the deposited materials is obtained.

25

It will be apparent to those skilled in the art that a number of variations or modifications may be made to the illustrative embodiments described above. For example, various combinations of copper sources, pH buffers, pH targets, complexing agents, and other ingredients for the electroless plating baths described above, as well as plating bath temperatures may be used within the scope of the present invention.

30

Other modifications from the specifically described apparatus, materials and processes will be apparent to those skilled in the art and having the benefit of this

disclosure. Accordingly, it is intended that all such modifications and alterations be considered as within the spirit and scope of the invention as defined by the subjoined

Claims

What is claimed is:

- 5 1. A method of forming copper interconnect, comprising:
forming a trench in a dielectric layer disposed on a substrate, the trench and the
dielectric layer having exposed surfaces;
forming a barrier layer over the exposed surfaces;
forming a catalytic layer over the barrier layer; and
10 performing an electroless deposition of a Cu seed layer over the catalytic layer.
2. The method of Claim 1, further comprising performing a Cu bulk fill operation.
3. The method of Claim 2, wherein the barrier layer comprises a material selected
from the group consisting of Ta, TaN, TaSiN, W, WN, WSiN, Ti, TiN, TiSiN and
combinations of these materials.
- 15 4. The method of Claim 3, wherein the catalytic layer comprises a material selected
from the group consisting of Cu, Pd, Pt, Ru, Rh, Au, Ag, Co, and Ni.
5. The method of Claim 1, wherein forming the catalytic layer comprises depositing
Co.
6. The method of Claim 4, wherein the performing an electroless Cu plating operation
20 comprises immersing the substrate into an electroless plating bath comprising a copper
source, a reducing agent, a pH buffer, a complexing agent, and a surfactant.
7. The method of Claim 6, further comprising the maintaining the electroless plating
bath at a temperature between 40°C and 90°C, the reducing agent is selected from the
group consisting of formaldehyde, hypophosphite, and glyoxylic acid; the pH buffer is
25 selected from the group consisting of ammonium hydroxide and trimethylammonium
hydroxide; the complexing agent is selected from the group consisting of ethylenediamine

tetra-acetic acid, tartrate salt, and quadrol; and the surfactant is selected from the group consisting of polyethylene glycol, polypropylene glycol, Triton X-100, and Rhodafac RE 610.

8. The method of Claim 6, further comprising the maintaining the electroless plating bath at a temperature between 20°C and 30°C, the reducing agent is selected from the group consisting of formaldehyde, hypophosphite, and glyoxylic acid; the pH buffer is selected from the group consisting of ammonium hydroxide and trimethylammonium hydroxide; the complexing agent is selected from the group consisting of ethylenediamine tetra-acetic acid, tartrate salt, and quadrol; and the surfactant is selected from the group consisting of polyethylene glycol, polypropylene glycol, Triton X-100, and Rhodafac RE 610.

9. The method of Claim 7, further comprising removing the excess portion of the bulk copper by chemical mechanical polishing to form individual interconnect lines.

10. The method of Claim 8, further comprising removing the excess portion of the bulk copper by chemical mechanical polishing to form individual interconnect lines.

11. A method of repairing a copper seed layer, comprising:
forming a layer on a substrate, the layer being a barrier to the diffusion of copper atoms therethrough;
depositing, over the barrier layer, a copper seed layer by a self-ionizing plasma;
and
immersing the substrate in an electroless plating bath;
wherein the electroless plating bath is formed by combining at least $\text{CuSO}_4 \cdot 5\text{H}_2\text{O}$, glyoxylic acid, a pH buffer; a complexing agent, and polyethylene glycol.

12. The method of Claim 11, wherein the pH buffer is selected from the group consisting of potassium hydroxide and tetramethylammonium hydroxide.

13. The method of Claim 12, wherein the complexing agent comprises ethylenediamine tetra-acetic acid.

14. The method of Claim 11, wherein the pH buffer comprises trimethylammonium hydroxide and the complexing agent comprises a tartrate salt.
15. The method of Claim 13, further comprising maintaining the electroless plating bath at approximately 70°C.
- 5 16. The method of Claim 14, further comprising maintaining the electroless plating bath at room temperature.
17. A method of forming a copper interconnect line, comprising:
forming a trench in a dielectric layer disposed on a substrate, the trench and the dielectric layer having exposed surfaces;
10 forming a barrier layer over the exposed surfaces;
forming a catalytic layer over the barrier layer;
performing an electroless deposition of a Cu seed layer over the catalytic layer; and
performing a bulk fill operation to, at least, fill the trenches.
18. The method of Claim 17, wherein performing a bulk fill operation comprises
15 immersing the substrate in an electroplating bath and applying a forcing a current.
19. The method of Claim 17, wherein performing a bulk fill operation comprises an electroless Cu deposition.
20. The method of Claim 19, wherein the electroless Cu deposition is performed in a first plating bath and the first plating bath is also used for repairing the seed layer.
- 20 21. The method of Claim 19, wherein the electroless Cu deposition is performed in a second plating bath, and the seed layer is repaired in a first plating bath which is different from the second plating bath.

22. The method of Claim 21, wherein the catalytic layer comprises Co, and the first plating bath is formed from at least tetramethylammonium hydroxide, glyoxylic acid, and polyethylene glycol.

1/4




FIG. 1




FIG. 2

-2/4-




FIG. 3

3/4




FIG. 4

4/4




FIG. 5

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 June 2002 (06.06.2002)

PCT

(10) International Publication Number
WO 02/045155 A3

(51) International Patent Classification⁷: H01L 21/768, 21/288

(74) Agent: MALLIE, Michael, J.; Blakely Sokoloff Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(21) International Application Number: PCT/US01/43861

(22) International Filing Date:
6 November 2001 (06.11.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/728,683 29 November 2000 (29.11.2000) US

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): MCGREGOR, Paul, J. [US/US]; 3084 SE Willow Drive, Hillsboro, OR 97124 (US). DATTA, Madhav [US/US]; 5036 NW Millstone Way, Portland, OR 90027 (US). DUBIN, Valery [US/US]; 5388 NW Lianna Way, Portland, OR 97229 (US). THOMAS, Christopher, D. [US/US]; 8095 SW 191st Avenue, Aloha, OR 97007 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

(88) Date of publication of the international search report:
5 June 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ELECTROLESS METHOD OF SEED LAYER DEPOSITION, REPAIR, AND FABRICATION OF Cu INTERCONNECTS



(57) Abstract: Electroless deposition of Cu provides for repair of copper seed layers formed by vacuum deposition processes, for formation of copper seed (105) layers on catalytic materials, and for bulk fill (103) of damascene trenches and via openings. Electroless plating baths for such depositions are formulated for both room temperature and elevated temperature operation, and each include a copper source, an environmentally friendly reducing agent, a pH buffer, a complexing agent, and a surfactant.

WO 02/045155 A3

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/43861

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/768 H01L21/288

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 913 147 A (TING CHIU ET AL) 15 June 1999 (1999-06-15)	1-4, 6, 17-19
Y	column 3, line 60 -column 4, line 65; figures 2A-4	5, 7-13, 15
X	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 01, 31 January 2000 (2000-01-31) -& JP 11 288940 A (MOTOROLA INC), 19 October 1999 (1999-10-19) abstract -& US 6 197 688 B1 (SIMPSON CINDY REIDSEMA) 6 March 2001 (2001-03-06) column 2, line 44 -column 4, line 25; figures 2,3	1-4, 17, 18



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

26 February 2003

Date of mailing of the international search report

05.03.2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Micke, K

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 01/43861

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 969 422 A (TING CHIU ET AL) 19 October 1999 (1999-10-19) column 6, line 9 -column 10, line 55; figure 3 ---	5
Y	US 6 126 989 A (ROBINSON KARL ET AL) 3 October 2000 (2000-10-03) column 5, line 29 - line 52 column 7, line 18 -column 10, line 51 column 11, line 35 -column 12, line 46; figures 2A-C ---	7-10
Y	WO 00 48226 A (APPLIED MATERIALS INC) 17 August 2000 (2000-08-17) page 2, line 21 -page 5, line 19 page 13, line 16 -page 14, line 15; figure 2 ---	11-13,15
A	US 5 674 787 A (ZHAO BIN ET AL) 7 October 1997 (1997-10-07) column 7, line 22 - line 43 column 9, line 30 -column 10, line 13; figures 4,5,10-12 ---	1-6, 17-19
A	US 6 136 693 A (NG HOU TEE ET AL) 24 October 2000 (2000-10-24) column 3, line 38 -column 4, line 41; figures 10-F -----	7-10

INTERNATIONAL SEARCH REPORT

national application No.
PCT/US 01/43861

Box I Observations where certain claims were found unsearchable (Continuation of Item 1 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☒ Claims Nos.: 20, 21, 22
because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
see FURTHER INFORMATION sheet PCT/ISA/210
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of Item 2 of first sheet)

This International Searching Authority found multiple inventions in this International application, as follows:

see additional sheet

1. ☒ As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
- ☒ No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claims: 1-6,17-19

Method of forming a copper interconnect by

- a)forming a trench in a dielectric layer,
- b)forming a barrier layer,
- c)forming a catalytic layer,
- d)forming a copper seed layer by electroless deposition,

wherein the formation of the catalytic layer comprises depositing cobalt.

2. Claims: 7-10

Method of forming a copper interconnect by

- a)forming a trench in a dielectric layer,
- b)forming a barrier layer,
- c)forming a catalytic layer,
- d)forming a copper seed layer by electroless deposition,

wherein the plating bath for the electroless Cu deposition comprises a pH buffer selected from ammonium hydroxide and trimethylammonium hydroxide.

3. Claims: 11-16

Method of repairing a copper seed layer by

- a)forming a barrier to copper diffusion on a substrate,
- b)forming a copper seed layer by self-ionizing plasma deposition,
- c)immersing the substrate in an electroless plating bath of a specific composition.

FURTHER INFORMATION CONTINUED FROM PCT/SA/ 210

Continuation of Box I.2

Claims Nos.: 20,21,22

Claims 20 and 21, and claim 22 that depends on claim 21, are unclear for the following reasons:

Independent claim 17 mentions

- 1) formation of a barrier layer,
- 2) formation of a catalytic layer,
- 3) electroless deposition of a Cu seed layer,
- 4) a bulk fill operation.

In claim 19, that depends on claim 17, step 4, the bulk fill operation, is specified to be an electroless Cu deposition.

Claims 20 and 21, that depend on claim 19, refer to "the electroless Cu deposition". It is not clear which step is meant by this, since it might be either the deposition of the seed layer (step 3) or the bulk fill (step 4). Furthermore, claims 20 and 21 mention a (first) plating bath for "repairing the seed layer", however, a step of repairing the seed layer, that should be inserted between step 3 and step 4, is not mentioned in claim 19 and 17.

The applicant's attention is drawn to the fact that claims, or parts of claims, relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/43861

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5913147	A	15-06-1999	US 6271591 B1	07-08-2001
JP 11288940	A	19-10-1999	US 6197688 B1	06-03-2001
			CN 1226080 A	18-08-1999
			TW 402784 B	21-08-2000
			US 6316359 B1	13-11-2001
US 5969422	A	19-10-1999	NONE	
US 6126989	A	03-10-2000	US 6054173 A	25-04-2000
			US 6326303 B1	04-12-2001
			AU 9110398 A	16-03-1999
			JP 2001514334 T	11-09-2001
			WO 9910916 A2	04-03-1999
			US 6054172 A	25-04-2000
WO 0048226	A	17-08-2000	US 6290825 B1	18-09-2001
			EP 1151465 A1	07-11-2001
			JP 2002536556 T	29-10-2002
			TW 436863 B	28-05-2001
			WO 0048226 A1	17-08-2000
			US 6183614 B1	06-02-2001
			US 6306265 B1	23-10-2001
			US 2001052456 A1	20-12-2001
			US 2002008017 A1	24-01-2002
US 5674787	A	07-10-1997	NONE	
US 6136693	A	24-10-2000	SG 71112 A1	21-03-2000

